M. Hamada

The effect of fault detection by IDDq measurement for CMOS VLSIs

J. Hirase, M. Hamada, 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

A salicide-bridged Trench capacitor with a Double-Sacrificial-Si3N4-Sidewall (DSS) for high-performance logic-embedded DRAMs : Special Issue on Advanced Memory Devices and Technologies

Takaho Tanigawa, H. Nobusawa, M. Togo, 1999 .