M. Mehta

High-speed multiplier design using multi-input counter and compressor circuits

M. Mehta, V. Parmar, E. Swartzlander, 1991, [1991] Proceedings 10th IEEE Symposium on Computer Arithmetic.