G. Gerosa

A 66-MHz configurable secondary cache controller with primary cache copyback support

J. Slaton, B. Beavers, P. Reed, 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

A 250 MHz 5 W RISC microprocessor with on-chip L2 cache controller

C. Nicoletta, L. Eisen, H. Sanchez, 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.