文
论文分享
演练场
杂货铺
论文推荐
字
编辑器下载
登录
注册
R Chinmaye
发表
Design and Optimization of Asynchronous counter using Reversible Logic
K Harish, R Chinmaye, 2015 .
Design, Optimization and Synthesis of Efficient Reversible Logic Binary Decoder
R Chinmaye, Ravish Aradhya Hv, Muralidhara Kn, 2012 .