T. Nakayama

Ultra Low Voltage Operations in Bulk CMOS Logic Circuits with Dopant Segregated Schottky Source/Drain Transistors

J. Koga, Y. Toyoshima, F. Matsuoka, 2006, 2006 International Electron Devices Meeting.