C. Martin

Gate Circuit Layout Optimization of Power Module Regarding Transient Current Imbalance

J.L. Schanen, R. Pasterczyk, J.M. Guichon, 2006, 2005 IEEE 36th Power Electronics Specialists Conference.