Y. Hayashi

Chip-level performance maximization using ASIS (application-specific interconnect structure) wiring design concept for 45 nm CMOS devices

S. Ohnishi, N. Kawahara, Y. Kakuhara, 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..