文
论文分享
演练场
杂货铺
论文推荐
字
编辑器下载
登录
注册
M Krishna Murthy
发表
Design of Efficient Adder Circuits Using Proposed Parity Preserving Gate (PPPG)
M Krishna Murthy, 2012, VLSIC 2012.