Cheng-Hsun Liang

Low-leakage and low-power implementation of high-speed 65nm logic gates

Tsung-Yi Wu, Liang-Ying Lu, Cheng-Hsun Liang, 2008, 2008 IEEE International Conference on Electron Devices and Solid-State Circuits.