Y. Puri

A Monte Carlo based circuit-level methodology for algorithmic design of MOS LSI static random logic circuits

Y. Puri, Y. Puri, 1977, IEEE Journal of Solid-State Circuits.

On the logic delay in MOS LSI static NOR designs

Y. Puri, 1979 .