S. Panda

Transistor count optimization of conventional CMOS full adder & optimization of power and delay of new implementation of 18 transistor full adder by dual threshold node design with submicron channel length

S. Panda, C.K. Sarkar, N. Mohan Kumar, 2009, 2009 4th International Conference on Computers and Devices for Communication (CODEC).