M. Vichare

A teraBit/s-throughput, SerDes-based interface for a third-generation 16 core 32 thread chip-multithreading SPARC processor

Dawei Huang, W. Ahmad, Baoqing Huang, 2008, 2008 IEEE Symposium on VLSI Circuits.