Yozo Saiki

A 256-Mb Double-Data-Rate SDRAM with a 10-mW Analog DLL Circuit

Yasushi Kawase, Takesada Akiba, Yoshinobu Nakagome, 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).