Yoshinori Sakataya

Automatic Layout Design Method for Full Custom VLSI

Hidekazu Terai, Tokinori Kozawa, Yoshinori Sakataya, 1985 .

Incremental Logic Synthesis through Gate Logic Structure Identification

T. Kubo, Takao Shinsha, Yoshinori Sakataya, 1986, DAC 1986.