C. Huang

A 0.4-4 Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs

J. Wei, S. Sidiropoulos, K. Donnelly, 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).