K. I. Satish

Tutorial on design for testability (DFT) "An ASIC design philosophy for testability from chips to systems"

K. I. Satish, K.I. Satish, 1993, Sixth Annual IEEE International ASIC Conference and Exhibit.