Verginia-Iulia-Maria CHEREJA

Power Dissipation Estimation of CMOS Digital Circuits at the Gate Level in VHDL

Verginia-Iulia-Maria CHEREJA, Adriana-Ioana POTARNICHE, Sergiu-Alex RANGA, 2018, 2018 International Symposium on Electronics and Telecommunications (ISETC).