T. Ishihara

Highly robust 0.25-/spl mu/m single-poly-gate CMOS with inter-well deep trenches

T. Kobayashi, Y. Okazaki, S. Date, 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.