Suchitav Khadanga

Synchronous programmable divider design for PLL using 0.18 /spl mu/m CMOS technology

Suchitav Khadanga, 2003, The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings..