H. Takada

A distributive serial multi-bit parallel test scheme for large capacity DRAMs

I. Naritake, T. Sugibayashi, T. Takeshima, 1993, Symposium 1993 on VLSI Circuits.

Device characteristics of 0.35 /spl mu/m P-channel DINOR flash memory using band-to-band tunneling-induced hot electron (BBHE) programming

Natsuo Ajika, S. Satoh, K. Sugahara, 1999 .

A 30 ns 256 Mb DRAM with multi-divided array structure

T. Matano, N. Kasai, M. Fujita, 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.