S. Ramanan

Drain-induced barrier-lowering analysis in VSLI MOSFET devices using two-dimensional numerical simulations

S.G. Chamberlain, S. Ramanan, S. Chamberlain, 1986, IEEE Transactions on Electron Devices.