T. E. Williams

A 160 ns 54 bit CMOS division implementation using self-timing and symmetrically overlapped SRT stages

T. E. Williams, M. A. Horowitz, M. Horowitz, 1991, [1991] Proceedings 10th IEEE Symposium on Computer Arithmetic.