Hung-Yu Huang

A 5-bit 1 Gsample/s two-stage ADC with a new flash folded architecture

Soon-Jyh Chang, Ying-Zu Lin, Hung-Yu Huang, 2007, TENCON 2007 - 2007 IEEE Region 10 Conference.