Pournima U. Deshpande

AES encryption engines of many core processor arrays on FPGA by using parallel, pipeline and sequential technique

Smita A. Bhosale, Pournima U. Deshpande, 2015, 2015 International Conference on Energy Systems and Applications.