Hideo Sonohara

A 27% Active-Power-Reduced 40-nm CMOS Multimedia SoC With Adaptive Voltage Scaling Using Distributed Universal Delay Lines

Yoshihiro Hayashi, Koichi Nose, Masayuki Mizuno, 2012, IEEE Journal of Solid-State Circuits.