M. Ramos

Clock gating and clock enable for FPGA power reduction

E. Boemo, J. P. Oliver, J. Curto, 2012, 2012 VIII Southern Conference on Programmable Logic.