Man Lung Mui

A global interconnect optimization scheme for nanometer scale VLSI with implications for latency, bandwidth, and power dissipation

K. Banerjee, Man Lung Mui, A. Mehrotra, 2004, IEEE Transactions on Electron Devices.