J. Trnka

A Device Level Auto Place And Wire Methodology For Analog And Digital Masterslices

J. Trnka, R. Hedman, G. Koehler, 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.