J.E. Barth

A 500-MHz multi-banked compilable DRAM macro with direct write and programmable pipelining

J.E. Barth, D. Anand, S. Burns, 2004, IEEE Journal of Solid-State Circuits.