S. Reddy

[18] S.-Y. Huang, K.-C. Chen, and K.-T. Cheng, rror Correction Based on Verification Techniques, Proc. of Design

R. Brayton, K. Cheng, D. Pradhan, 2022 .

Verification in a Synthesis Environment

D. Pradhan, W. Kunz, S. Reddy, 2007 .

Statistical analysis of hold time violations

Rajeev Murgai, William W. Walker, Ricardo Reis, 2010 .

Clock distribution architectures: a comparative study

Rajeev Murgai, William W. Walker, Hongyu Chen, 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

Novel Verification Framework Combining Structural and OBDD Methods in a Synthesis Environment

Dhiraj K. Pradhan, Wolfgang Kunz, Subodh M. Reddy, 1995, 32nd Design Automation Conference.