Dongming Zhou
发表
Jie Zhang,
Dongming Zhou,
2015
.
An 8.5-ps Two-Stage Vernier Delay-Line Loop Shrinking Time-to-Digital Converter in 130-nm Flash FPGA
Dongming Zhou,
Jie Zhang,
Jie Zhang,
2018,
IEEE Transactions on Instrumentation and Measurement.