Ferney Alveiro Chaves Romero

Study and modeling of multi‐gate transistors in the context of CMOS technology scaling

J. Suñé, D. Jiménez, Ferney Alveiro Chaves Romero, 2012 .