Tom Ishikawa

A 2 . 5 V CMOS Delay-Locked Loop for an 18 Mbit , 500 Megabytek DRAM

Jared Zerbe, Mark G. Johnson, Thomas H. Lee, 2004 .