V. Arunachalam

A high density 0.10 /spl mu/m CMOS technology using low K dielectric and copper interconnect

D. Reber, G. Yeap, M. Aminpur, 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).