H. Tachibana

Full-0.56 /spl mu/m pitch copper interconnects for a high performance 0.15-/spl mu/m CMOS logic device

S. Yokogawa, K. Sugai, A. Nishizawa, 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).