M. Sato

Fail Bit Analysis System For Semiconductor Memory Wafers

K. Ishihara, S. Ishikawa, Y. Miyamot, 1993, Proceedings of Japan International Electronic Manufacturing Technology Symposium.