S. Konno

Characterization of chip-level hetero-integration technology for high-speed, highly parallel 3D-stacked image processing system

M. Koyanagi, K. Kiyoyama, H. Hashimoto, 2012, 2012 International Electron Devices Meeting.