B. Allard

An 8 Mbit DRAM design using a 1 Tbulk cell

R. Ranica, A. Villaret, P. Candelier, 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..