Mr.

Paper title : An Automatic Clock Tree Design System for High-Speed VLSI Designs : A planar clock routing with the treatment of obstacles

Mr., Carc, 1999 .

Design and Implementation of Low Power 8-bit Carry-look Ahead Adder Using Static CMOS Logic and Adiabatic Logic

Mr., 2013 .