B. J.

5 V BiCMOS dynamic multiplier using Wallace tree reduction architecture

B. J., 2004 .

SEISMIC HAZARD ANALYSIS AND DESIGN LOADS*

B. J., 2009 .