Hironari Nakada

Parallel template matching operations on a dynamically reconfigurable vision-chip architecture

Shoji Kawahito, Minoru Watanabe, Hironari Nakada, 2010, 2011 IEEE 9th International New Circuits and systems conference.