S. C. Seth

Gutting chip-testing costs: Designing VLSI circuits for testability is the most efficient way to reduce the relative costs of assuring high chip reliability

S. C. Seth, V. D. Agrawal, 1985, IEEE Spectrum.

A Review of Testing of Digital VLSI Devices

S. C. Seth, V. D. Agrawal, 1985 .