A. Jain

Design and simulation of hybrid SET-MOS pass transistor logic based universal logic gates

A. Jain, A. Ghosh, S. K. Sarkar, 2013, 2013 IEEE International Conference ON Emerging Trends in Computing, Communication and Nanotechnology (ICECCN).