van Caj Koen Eijk

Model reduction techniques for sequential verification

van Caj Koen Eijk, 1996 .

Formal methods for the verification of digital circuits

van Caj Koen Eijk, V. Eijk, 1997 .