Duarte L. Oliveira

发表

Design of extended burst-mode asynchronous controllers using synchronous CAD tools

Tiago Curtinhas, Duarte L. Oliveira, Osamu Saotome, 2018, 2018 2nd Conference on PhD Research in Microelectronics and Electronics Latin America (PRIME-LA).

An Interface with Two-Phase Delay-Insensitive Global Communication for GALS Systems

Duarte L. Oliveira, Nicolly N. M. Cardoso, Marcelo S. Pinho, 2020, 2020 IEEE ANDESCON.

Synthesis of bundled–data asynchronous pipelines with reduced matched delays on FPGAS

Duarte L. Oliveira, Lester A. Faria, Higor A. Delsoto, 2016, 2016 IEEE XXIII International Congress on Electronics, Electrical Engineering and Computing (INTERCON).

Asynchronous burst-mode control for low-power gated-clock finite state machines

Duarte L. Oliveira, L. S. Ferreira, Luiz S. Ferreira, 2011, 2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS).

FPGA implementation of asynchronous controllers from generalized multi-burst graph specification

Duarte L. Oliveira, Luiz S. Ferreira, Leonardo Romano, 2010, 2010 IEEE ANDESCON.

FPGA implementation of high-performance asynchronous pipelines with robust control

Duarte L. Oliveira, Kledermon Garcia, Lucas M. Santana, 2018, 2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS).

Software-Defined Radio design based on GALS architecture for FPGAs

Duarte L. Oliveira, Lester de Abreu Faria, Eduardo Lussari, 2016, 2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI).

Synthesis of QDI Combinational Circuits using Null Convention Logic Based on Basic Gates

Duarte L. Oliveira, Lester A. Faria, Robson Luiz Moreno, 2018, Advances in Science, Technology and Engineering Systems Journal.

Synthesis of locally-clocked asynchronous systems with bundled-data implementation on FPGAs

Tiago Curtinhas, Duarte L. Oliveira, Kledermon Garcia, 2014, 2014 IX Southern Conference on Programmable Logic (SPL).

A High Performance Implementation of Quasi Delay Insensitive Booleans Functions

Duarte L. Oliveira, Gracieth C. Batista, Orlando Verducci, 2019, 2019 IEEE XXVI International Conference on Electronics, Electrical Engineering and Computing (INTERCON).

A Novel Tool for Synthesis by Direct Mapping of Asynchronous Circuits from Extended STG Specifications

Tiago Curtinhas, Duarte L. Oliveira, Higor A. Delsoto, 2018, 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID).

A Tools Flow for Synthesis of Asynchronous Control Circuits from Extended STG Specifications

Duarte L. Oliveira, Gracieth C. Batista, Higor A. Delsoto, 2019, 2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS).

A Novel Architecture for Implementation of Quasi Delay Insensitive Finite State Machines

Duarte L. Oliveira, Osamu Saotome, Robson L. Moreno, 2018, 2018 IEEE XXV International Conference on Electronics, Electrical Engineering and Computing (INTERCON).

State assignment of direct output synchronous FSMs using genetic algorithm

Tiago Curtinhas, Duarte L. Oliveira, Osamu Saotome, 2017, 2017 IEEE XXIV International Conference on Electronics, Electrical Engineering and Computing (INTERCON).

A design flow of asynchronous burst-mode circuits without fundamental-mode timing assumption

Duarte L. Oliveira, Higor A. Delsoto, Lucas M. Santana, 2018, 2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS).

A New Asynchronous Pipeline Architecture of Support Vector Machine Classifier for ASR System

Duarte L. Oliveira, Gracieth C. Batista, Osamu Saotome, 2019, 2019 IEEE XXVI International Conference on Electronics, Electrical Engineering and Computing (INTERCON).

FPGA implementation of optimized XBM specifications by transformation for AFSMs

Duarte L. Oliveira, Kledermon Garcia, Roberto d'Amore, 2016, 2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig).

Implementation of DES Algorithm in New Non-Synchronous Architecture Aiming DPA Robustness

Duarte L. Oliveira, Orlando Verducci, Diego A. Silva, 2019, 2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC).

A Tools Flow for Automatic Synthesis of Extended Burst-Mode Asynchronous State Machines

Tiago Curtinhas, Duarte L. Oliveira, Osamu Saotome, 2018, 2018 IEEE XXV International Conference on Electronics, Electrical Engineering and Computing (INTERCON).

Implementation of Asynchronous Pipelines with QDI Template onto FPGAs Using Commercial Tools

Duarte L. Oliveira, Nicolly N. M. Cardoso, Gracieth C. Batista, 2020, 2020 33rd Symposium on Integrated Circuits and Systems Design (SBCCI).

Converting Synchronous Digital Systems to Asynchronous Systems using Local-Clock

Duarte L. Oliveira, Nicolly N. M. Cardoso, Gracieth C. Batista, 2020, 2020 IEEE XXVII International Conference on Electronics, Electrical Engineering and Computing (INTERCON).

Synthesis of Asynchronous Controllers on FPGA from Generalized Multi-Burst Graph Specification

Duarte L. Oliveira, Luiz S. Ferreira, Leonardo Romano, 2012 .

SICARELO: A tool for synthesis of locally-clocked extended burst-mode asynchronous Controllers

Tiago Curtinhas, Duarte L. Oliveira, Leonardo Romano, 2014, 2014 IEEE 5th Latin American Symposium on Circuits and Systems.

An Asynchronous Interface with Robust Control for Globally-Asynchronous Locally- Synchronous Systems

Duarte L. Oliveira, Lester A. Faria, Eduardo Lussari, 2013 .

Design of asynchronous systems on FPGA using direct mapping and synchronous specification

Duarte L. Oliveira, Lester de Abreu Faria, Diego Bompean, 2013, 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig).

A novel fully-programmable analog fuzzifier architecture for interval type-2 fuzzy controllers using current steering mirrors

Duarte L. Oliveira, Lester de Abreu Faria, Rodrigo Bispo dos Santos, 2018, J. Intell. Fuzzy Syst..

A low-power asynchronous hardware implementation of a novel SVM classifier, with an application in a speech recognition system

Duarte L. Oliveira, Gracieth Cavalcanti Batista, Washington Luis Santos Silva, 2020, Microelectron. J..

A novel state assignment method for XBM AFSMs without the essential hazard assumption

Tiago Curtinhas, Duarte L. Oliveira, Lucas M. Santana, 2018, 2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS).

A Design Flow for Synthesis of Quasi Delay Insensitive Combinational Circuits

Duarte L. Oliveira, Gracieth C. Batista, Orlando Verducci, 2020, 2020 IEEE XXVII International Conference on Electronics, Electrical Engineering and Computing (INTERCON).

A design flow for locally-clocked XBM asynchronous state machines using synchronous CAD tools

Tiago Curtinhas, Duarte L. Oliveira, Lester de Abreu Faria, 2016, 2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS).

A novel state assignment method for Extended Burst-Mode FSM design using genetic algorithm

Tiago Curtinhas, Duarte L. Oliveira, Osamu Saotome, 2014, 2014 27th Symposium on Integrated Circuits and Systems Design (SBCCI).

Design of gated-clock asynchronous wrappers for multi-point GALS systems

Tiago Curtinhas, Duarte L. Oliveira, Lester A. Faria, 2016, 2016 IEEE ANDESCON.

Design of Asynchronous Wrappers for High-Concurrency Multi-Point GALS Systems

Tiago Curtinhas, Duarte L. Oliveira, Leonardo Romano, 2018, 2018 IEEE ANDESCON.

Minimization and encoding of high performance asynchronous state machines based on genetic algorithm

Tiago Curtinhas, Duarte L. Oliveira, Osamu Saotome, 2015, 2015 28th Symposium on Integrated Circuits and Systems Design (SBCCI).

A Tools Flow for Extended Burst-Mode State Machines Design with Enhanced Robustness

Duarte L. Oliveira, Gracieth C. Batista, Orlando Verducci, 2020, 2020 IEEE XXVII International Conference on Electronics, Electrical Engineering and Computing (INTERCON).

A State Assignment Method for Extended Burst-Mode gC Finite State Machines Based on Genetic Algorithm

Tiago Curtinhas, Duarte L. Oliveira, Gracieth C. Batista, 2019, 2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS).

Synthesis of Asynchronous State Machines from Synchronous Specifications

Duarte L. Oliveira, Gracieth C. Batista, Leonardo Romano, 2020, 2020 IEEE 11th Latin American Symposium on Circuits & Systems (LASCAS).

Synthesis of robust controllers for GALS_FPGA from multi-burst graph specification

Duarte L. Oliveira, Eduardo Lussari, D. L. Oliveira, 2011, 2011 VII Southern Conference on Programmable Logic (SPL).

Robust architecture for locally-clocked extended burst-mode circuits without timing assumption

Tiago Curtinhas, Duarte L. Oliveira, Lester A. Faria, 2017, 2017 IEEE XXIV International Conference on Electronics, Electrical Engineering and Computing (INTERCON).

Automatic synthesis of locally-clocked extended burst-mode AFSMs based on transparent latches

Tiago Curtinhas, Duarte L. Oliveira, Osamu Saotome, 2014, 2014 IEEE ANDESCON.

FPGA Implementation of Low-Latency Robust Asynchronous Interfaces for GALS Systems

Tiago Curtinhas, Duarte L. Oliveira, Osamu Saotome, 2018, 2018 IEEE XXV International Conference on Electronics, Electrical Engineering and Computing (INTERCON).

VHDLASYN: A tool for synthesis of asynchronous systems from of VHDL behavioral specifications

Tiago Curtinhas, Duarte L. Oliveira, Osamu Saotome, 2018, 2018 2nd Conference on PhD Research in Microelectronics and Electronics Latin America (PRIME-LA).

AUTOMATIC SYNTHESIS OF LOW POWER OUTPUT DIRECT SYNCHRONOUS FINITE STATE MACHINES

Duarte L. Oliveira, Leonardo Romano, Praça Marechal Eduardo Gomes, 2007 .

Design of Locally-Clocked Extended Burst-Mode AFSMs without Timing Analysis

Duarte L. Oliveira, Gracieth C. Batista, Tiago S. Curtinhas, 2019, 2019 IEEE XXVI International Conference on Electronics, Electrical Engineering and Computing (INTERCON).

Using FPGAs to implement asynchronous pipelines

Duarte L. Oliveira, Kledermon Garcia, Roberto d'Amore, 2014, 2014 IEEE 5th Latin American Symposium on Circuits and Systems.

An Implementation of Extended Burst-Mode Specifications as Quasi Delay Insensitive State Machines

Duarte L. Oliveira, Gracieth C. Batista, Robson L. Moreno, 2019, 2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS).

Design of low-power two-hot finite state machines operating on double-edge clock

Tiago Curtinhas, Duarte L. Oliveira, Lester A. Faria, 2016, 2016 IEEE ANDESCON.

A novel Κ convention logic (NCL) gates architecture based on basic gates

Tiago Curtinhas, Duarte L. Oliveira, Lester A. Faria, 2017, 2017 IEEE XXIV International Conference on Electronics, Electrical Engineering and Computing (INTERCON).

Obtaining logic minimization for asynchronous controllers synthesis to digital design course

Duarte L. Oliveira, Luiz S. Ferreira, Leonardo Romano, 2010, 2010 2nd International Congress on Engineering Education.

Synthesis of QDI AFSMs from XBM specifications

Duarte L. Oliveira, Lester A. Faria, Orlando Verducci, 2018, 2018 2nd Conference on PhD Research in Microelectronics and Electronics Latin America (PRIME-LA).

6\QWKHVLVRI/RFDOO\&ORFNHG$V\QFKURQRXV6\VWHPV ZLWK%XQGOHG'DWD,PSOHPHQWDWLRQRQ)3*$V

Tiago Curtinhas, Duarte L. Oliveira, Kledermon Garcia, 2014 .

An architecture for globally-synchronous locally-asynchronous systems on FPGAs

Duarte L. Oliveira, Lester A. Faria, Higor A. Delsoto, 2016, 2016 IEEE XXIII International Congress on Electronics, Electrical Engineering and Computing (INTERCON).

A synchronous wrapper for high-speed heterogeneous systems on FPGAs

Duarte L. Oliveira, Lester A. Faria, Kledermon Garcia, 2016, 2016 IEEE ANDESCON.

Asynchronous Bundled-Data Pipeline Cryptographic Architecture with RDI Countermeasure

Duarte L. Oliveira, Gracieth C. Batista, Diego A. Silva, 2020, 2020 IEEE XXVII International Conference on Electronics, Electrical Engineering and Computing (INTERCON).

A novel asynchronous interface with pausible clock for partitioned synchronous modules

Tiago Curtinhas, Duarte L. Oliveira, Leonardo Romano, 2015, 2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS).

A New QDI Asynchronous Pipeline with Two-Phase Delay-Insensitive Global Communication

Duarte L. Oliveira, Gabriel C. Duarte, Gracieth Cavalcanti Batista, 2021, 2021 IEEE 12th Latin America Symposium on Circuits and System (LASCAS).

Design of an Improved and Robust Asynchronous Wrapper ( AW ) for FPGA Applications

Duarte L. Oliveira, Lester A. Faria, Eduardo Lussari, 2013 .