Shoji Nomura

Chip for ATM SONETlSDH Framing and ClocWData Recovery

Yoshiyuki Suzuki, Takeshi Ogawara, Naoki Sugawa, 1997 .

The Phase Locked Loop for Clock Recovery Used in a Single-Chip 4-Channel 155Mb/s CMOS ATM Physical Layer Controller LSI(Special Issue on Multimedia, Network, and DRAM LSIs)

Takeshi Ogawara, Naoki Sugawa, Satoshi Oda, 1998 .

A 622 Mb/s CMOS ATM switch access LSI with maintenance cycle interleaved pipeline architecture

Kazuyuki Shinohara, K. Satoh, Tetsu Nagamatsu, 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).