J. M. Saul

Logic synthesis for arithmetic circuits using the Reed-Muller representation

J. M. Saul, 1992, [1992] Proceedings The European Conference on Design Automation.