Hsin-Tun Wu

A 4Mb embedded SLC resistive-RAM macro with 7.2ns read-write random-access time and 160ns MLC-access capability

Heng-Yuan Lee, Frederick T. Chen, Ming-Jinn Tsai, 2011, 2011 IEEE International Solid-State Circuits Conference.