P. Chan

FET-FET logic: a high performance, high noise margin E/D logic family

G. LaRue, T. Williams, P. Chan, 1990, 12th Annual Symposium on Gallium Arsenide Integrated Circuit (GaAs IC).