Ching-Ya Wang

Manufacturable Processes for $\leq$ 32-nm-node CMOS Enhancement by Synchronous Optimization of Strain-Engineered Channel and External Parasitic Resistances

Wen-Chin Lee, S. Demuynck, Jianxin Lei, 2008, IEEE Transactions on Electron Devices.